High quality TaN/HfN/HfO 2 gate stacks with 0.65 nm of the equivalent oxide thickness and 0.3 A/cm 2 at ͑−1 V + V FB ͒ of the gate leakage have been demonstrated. An NH 3 -based Si-surface nitridation process was performed prior to HfO 2 deposition. The HfO 2 films were deposited in a metallorganic chemical vapor deposition cluster tool. The TaN/HfN metal stacked layers were deposited on HfO 2 by reactive sputtering. The gate stack shows excellent thermal stability, in equivalent oxide thickness ͑EOT͒ and leakage after 1000°C annealing. A 10-year time dependent dielectric breakdown lifetime of 1000°C rapid thermal anneal annealed HfN/HfO 2 stack is projected at V g = −3 V with an EOT = 0.75 nm. With the continuous scaling of the complementary metal oxide semiconductor ͑CMOS͒ technology, high-k gate dielectrics will be needed to replace conventional SiO 2 gate dielectrics for addressing the excessive high leakage concern.
With the continuous scaling of the complementary metal oxide semiconductor ͑CMOS͒ technology, high-k gate dielectrics will be needed to replace conventional SiO 2 gate dielectrics for addressing the excessive high leakage concern.
1 HfO 2 has been considered as one of the most promising candidates for such applications. 2 Much effort has been made in developing a HfO 2 gate stack with equivalent oxide thickness ͑EOT͒ of less than 1 nm. [3] [4] [5] [6] [7] Although the asdeposited HfO 2 -based gate dielectrics with metal gate electrode could achieve an EOT Ͻ 1 nm, a significant increase of both the EOT and the leakage current have been reported after the gate stack has been subjected to high temperature postmetallization annealing ͑PMA͒. [3] [4] [5] [6] The increase of EOT during PMA has been speculated to be caused by either the reaction at the metal gate/HfO 2 interface and/or the poor oxygen diffusion barrier of the metal gate electrode. This thermal instability is a major concern for conventional gatefirst CMOS processing. In this article, we have demonstrated a high-quality HfO 2 gate stack fabricated using NH 3 -based surface nitridation prior to HfO 2 deposition in order to suppress interfacial oxidation at the HfO 2 /Si interface as well as the HfN gate electrode that has been shown to be an excellent oxygen diffusion barrier. 8 Prevention of oxygen diffusion/penetration through the metal gate electrode during PMA is critical in controlling the final EOT. As a result, the EOT of the HfN/HfO 2 gate stack is successfully scaled down to 0.65 nm with excellent leakage of 0.3 A/cm 2 at V FB -1 V. After 1000°C annealing, the EOT increases slightly to 0.75 nm with some reduction on leakage current and significant reduction on the hysteresis of the current-voltage curve ͑from 150 to 20 mV͒. These are the thinnest EOT and lowest leakage current values reported for high-temperature fabricated HfO 2 devices. We have also investigated time dependent dielectric breakdown ͑TDDB͒ characteristics of 1000°C annealed gate stack with an EOT = 0.75 nm.
MOS capacitors were fabricated on p-Si͑100͒ wafers with 4-8 ⍀ cm resistivity. After HF-last pregate cleaning, the wafers were immediately loaded into a gate cluster system for HfO 2 deposition. The wafers received an in situ surface nitridation ͑SN͒ treatment in the surface preparation chamber in pure NH 3 at 700°C prior to HfO 2 deposition. After the SN, wafers were transferred under vacuum into the high-k deposition chamber. HfO 2 films were deposited at 400°C, followed by an in situ postdeposition anneal ͑PDA͒ at 700°C in N 2 for 1 min. A 50 nm HfN gate electrode with a 100 nm TaN capping layer was then deposited on HfO 2 by the reactive sputtering method. 8 After gate patterning by the reactive ion etching ͑RIE͒ process, postgate annealing ͑PGA͒ using rapid thermal anneal ͑RTA͒ in nitrogen ambient at 900-1000°C was performed for thermal stability evaluation. Finally, all devices received a forming gas ͑N 2 :H 2 = 10:1͒ anneal ͑FGA͒ at 410°C for 30 min. The EOT is extracted using C-V simulation program taking the quantum mechanical effects into account. Figure 1 shows the measured high-frequency C-V and I-V curves of TaN/HfN/HfO 2 /Si gate stack with surface nitridation under different thermal treatments ͑FGA, 900 and 1000°C͒. Well-behaved C-V characteristics with excellent agreement with simulated C-V curves, as well as low gate leakage current densities are observed. The FGA sample shows an EOT of 0.65 nm with gate leakage of 0.3 A/cm 2 at V FB -1 V. High-temperature PGA ͑1000°C͒ increases the EOT slightly by 0.1 nm along with some reduction of gate leakage, but reduces the C-V hysteresis significantly. This excellent thermal stability arises from the effects of both the surface nitridation and HfN gate electrode: the surface nitridation of Si substrates effectively suppresses the Si-oxygen reaction during HfO 2 deposition and the HfN gate electrode effectively blocks the oxygen diffusion during PGA. The measured C-V hysteresis values for the FGA, 900°C PGA, and 1000°C PGA samples are 150, 50, and 20 mV, respectively, indicating the PGA effectively reduces the bulk and interface traps of the HfO 2 gate stack, particularly when surface nitridation is used prior to high-k deposition. Figure 2 plots the EOT and J g at V FB -1 V as a function of PGA conditions to elucidate the effects of surface nitridation treatment on the electrical stability of the ultrathin HfO 2 gate stack. As can be seen clearly, devices with surface nitridation treatment not only results in smaller EOT, it also reduces the leakage current effectively. Figure 3 shows the cross-sectional high-resolution transmission electron microscopy ͑HRTEM͒ images of the FGA and 1000°C PGA HfN/HfO 2 gate stacks with surface nitridation treatment. The thickness of the interfacial layer of the FGA sample is ϳ0.4-0.6 nm and HfO 2 layer is about 2.5 nm. After 1000°C PGA, the interfacial layer increases slightly to 0.7-0. 
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Electrochemical and Solid-State Letters, 8 ͑11͒ G311-G313 ͑2005͒ G312 that are released during PGA, resulting in oxidation of the HfO 2 /Si interface layer. Compared to the FGA samples without SN, 9 the FGA sample with SN shows the thinner interfacial layer, which could be attributed to the antioxidation effect of the nitrided Si surface during HfO 2 deposition. Based on C-V and HRTEM results, the dielectric constant of the interfacial layer is estimated to be 7-9, very close to an oxynitride film. The increase of EOT mainly results from the increase of the interfacial layer. Figure 4 compares the leakage current vs EOT of HfO 2 gate stacks from the data published most recently 4, 6, 7, 10 including this work. The published data used physical vapor deposition, atomic layer deposition, or chemically vapor deposited HfO 2 together with TiN and TaN gate electrodes. A significant increase of EOT and leakage are observed in these devices after high-temperature RTA. The TDDB characteristics of the 1000°C annealed devices with EOT = 0.75 nm were evaluated under constant voltage stress. A 10-year lifetime is projected at V g = −3 V at 25°C, indicating excellent reliability ͑Fig. 5͒.
In summary, we have successfully demonstrated a high-k gate stack with very thin EOT, excellent leakage, superior thermal stability, and TDDB reliability using in situ processing including effective surface nitridation, CVD HfO 2 , and PDA in a cluster tool, as well as a HfN gate electrode.
